


ICMTS 2025

**Proceedings of the
2025 IEEE INTERNATIONAL
CONFERENCE ON
MICROELECTRONIC TEST
STRUCTURES**



37th ICMTS
March 24-27, 2025
The Historic Menger Hotel
San Antonio, TX, USA

Sponsored by the IEEE Electron Devices
Society

Proceedings of the 2025 IEEE International
Conference on Microelectronic Test Structures.

Papers have been printed without editing as
received from the authors.

Copyright and Reprint Permission: Abstracting
is permitted with credit to the source. Libraries
are permitted to photocopy beyond the limit of
U.S. copyright law for private use of patrons
those articles in this volume that carry a code
at the bottom of the first page, provided the
per-copy fee indicated in the code is paid
through Copyright Clearance Center, 222
Rosewood Drive, Danvers, MA 01923. For
reprint or republication permission, email to:

IEEE Copyrights Manager at
pubs-permissions@ieee.org

IEEE Catalog Number: CFP25MTS-PRT
ISBN: 979-8-3315-3167-6
International Standard Serial Number (ISSN):
1071-9032

All rights reserved.
Copyright ©2025 by IEEE.

Program Schedule

Registration will open at 08:00 each day

Monday, March 24, 2025

09:00 Welcome

09:10 Tutorial 1

10:40 Tutorial 2

11:50 Tutorial 3

12:40 Lunch

14:00 Tutorial 4

15:10 Tutorial 5

16:20 Tutorial 6

17:10 Close

17:30 Reception for All
Attendees

Program Schedule

Registration will open at 08:00 each day

Tuesday, March 25, 2025

09:00	-	09:10	Welcome
09:10	-	10:30	Session 1: Application
10:30	-	11:00	Break
11:00	-	12:40	Session 2: Reliability
12:40	-	14:00	Lunch
14:00	-	15:00	Invited Talk: Brian Hoskins (<i>Natcast R&D</i>)
15:00	-	15:40	Exhibitor Presentations
15:40	-	16:10	Break
16:10	-	17:30	Session 3: Device Characterization
17:30			End of Day

Program Schedule

Registration will open at 08:00 each day

Wednesday, March 26, 2025

09:00	-	10:20	Session 4: Design & Layout
10:20	-	10:50	Break
10:50	-	12:00	Session 5: RF & Power
12:00	-	13:20	Lunch
13:20	-	14:20	Invited Talk: Shuhei Amakawa (<i>Hiroshima University</i>)
14:20	-	15:20	Session 6: Cryogenic Measurements
15:20	-	15:50	Break
15:50	-	16:00	ICMTS 2026 Presentation
16:00	-	17:20	Session 7: Process Characterization
17:20			End of Day
18:30			Banquet

Program Schedule

Registration will open at 08:00 each day

Thursday, March 27, 2025

- 09:00 - 10:40 Session 8: Test Optimization
- 10:40 - 11:10 Break
- 11:10 - 12:10 Session 9: MEMS & Sensors
- 12:10 - 12:20 Best Paper Announcement, Conference Close
- 12:20 - 13:30 Lunch
- 13:30 - 15:30 Excursion: Cruise and Stroll Tour

Table of Contents

Session 1: Applications

- 1.1 Power switch improvement for RO array 3
characterization in 18nm FD-SOI technology
platform validation
C. Cagli, F. Pourchon, H. Degoirat, J. B.
Moulard, F. Granoux, M. Dahmani, R.
Wilson
*STMicroelectronics, 850 Rue Jean Monnet,
Crolles, France*
- 1.2 Comparative Study of Switching Dynamics 7
in Ferroelectric-based Capacitors with
Different Design Options
Francesco Driussi, Enrico Rocco, Marco
Massarotto, Suzanne Lancaster¹
DPIA, Università degli Studi di Udine, Italy
¹*NaMLab gGmbH, Dresden, Germany*
²*Chair of Nanoelectronics, IHM, TU–
Dresden, Germany*

1.3 Enhancement of Synaptic Properties using $\text{Ta}_2\text{O}_5/\text{ZnO}/\text{Ta}_2\text{O}_5$ Tri-layer Device 12

$\text{Ta}_2\text{O}_5/\text{ZnO}/\text{Ta}_2\text{O}_5$ Tri-layer Device

Chae-Min Yeom, Sung-Ho Kim, Yu-Bin Kim,
Dong-Min Kim, Kil-Sun Roh¹, Young-Su
Kim¹, Yong-Goo Kim², Hyuk-Min Kwon³, Hi-
Deok Lee

*Department of Electronics Engineering,
Chungnam National University, Daejeon,
Korea*

¹*LAB of Nano Process Technology, National
Nanofab Center, Daejeon, Korea*

²*Department of Green Semiconductor System,
Korea Polytechnic, Daegu, Korea*

³*School of Electronic & Electrical
Engineering, Hankyong National University,
Anseong, Korea*

Session 2: Reliability

- 2.1 The Hot Carrier Injection Induced Degradation in MOS Transistors with Subthreshold Hump and the Corelated Impacts on Low Frequence Noise for Low Power Analog Designs 19
Wuxia Li, Kejun Xia¹, Rayne Xu², Lie Chao²
NXP Semiconductors, Tianjin AIoT Lab
¹*TSMC, Power Management Business Development*
²*NXP Semiconductors, Front End Innovation*
- 2.2 On-Wafer Characterization of HCI/BTI-induced Threshold Voltage Degradation based Measured Frequency Shift of Ring-Oscillator Circuits 24
Chika Tanaka, Nobuyuki Momo, Fumie Fujii, Osamu Kobayashi
Memory Division, Kioxia Corporation, Yokohama, Japan

2.3 SiC DMOSFET Real Wafer Level HTRB and 29
HTGB Evaluation

Ng Hong Seng, Tan Ai Heong¹, Beh Shun
Xiar¹, Lee Johnny², Lin Jai Wei¹

X-FAB Sarawak, Kuching, Malaysia

¹*Nexustest, Singapore*

²*X-FAB Texas, Lubbock, TX, USA*

2.4 Novel Fractal Points Implementation for 33
Electron Beam Inspection (EBI) and Data
Analysis

Po Jen Mo, Tsan Yu Ho¹, Tomoya Asano¹,
Xing Ji²

*Micron Technology, Taichung City, Taiwan,
R.O.C.*

¹*Micron Technology, Higashi Hiroshima-
shi, Japan*

²*Micron Technology, Singapore, Singapore*

2.5 Withdrawn

Session 3: Device Characterization

3.1 Withdrawn

3.2D-Mode GaN/AlGa_N/Ga_N MOS-HEMT Test 43

Structures for Evaluating Gate Dielectric
Impact on Device Performance

Andres S. Aguirre-Sanchez, Rajni Aggarwal,
Chadwin D. Young, Rodolfo A. Rodriguez-
Davila, Jonathan Anderson¹, Edwin L. Piner¹,
Manuel A. Quevedo

*Materials Science & Engineering, University
of Texas at Dallas, Richardson, TX, USA*

¹*Materials Application Research Center Texas
State University, San Marcos, TX, USA*

3.3TACHI: Tests as a Chip Identifier 47

Ryosuke Sada, Ryo Shirai, Michihiro
Shintani¹, Takashi Sato

Kyoto University, Kyoto, Japan

¹*Kyoto Institute of Technology, Kyoto, Japan*

3.4Reducing Short-Circuit current of CMOS 53

Inverter circuits with “PN-Body Tied SOI-
FET”

Kazuki Nakahashi, Takayuki Mori, Jiro Ida
*Kanazawa Institute of Technology, Nonoichi,
Japan*

Session 4: Design & Layout

- 4.1 Layout experiments and test structures to characterize Local Layout Effects due to mechanical stress in FinFET transistors 59
Angelo Rossoni, Tomasz Brozek¹, Sharad Saxena², Rajesh Khamankar², Christopher Hess¹, Jurcy Huang³, Yuchen Teng³, Zsolt Kovacs-Vajna⁴, Michele Quarantelli
PDF Solutions, Inc., Brescia, Italy
¹*PDF Solutions, Inc., Santa Clara, CA, USA*
²*PDF Solutions, Inc., Dallas, TX, USA*
³*PDF Solutions, Inc., Hsinchu, Taiwan*
⁴*Dept. of Information Engineering, University of Brescia, Brescia, Italy*
- 4.2 Estimating Verticality Parameters in Deep Reactive Ion Etching using MEMS Oscillators 63
Shun Yasunaga, Yoshio Mita
The University of Tokyo, Tokyo, Japan

- 4.3 Non-uniformities in MOSFET-array characteristics caused by probe-induced mechanical stress 68
Pablo Sarazá-Canflanca, Xue Fan¹, Simon Van Beek, Erik Bury, Ben Kaczer
imec, Leuven, Belgium
¹*Chengdu Technological University, Sichuan, China*
- 4.4 Methodology and Test Structures for Studying β -Ga₂O₃ Dielectric and Contact Interfaces 74
A. A. Gruszecki, J. Roy, K. S. Agrawal¹, P. La Torraca¹, K. Cherkaoui¹, P. K. Hurley¹, R. M. Wallace, C. D. Young
Department of Materials Science and Engineering, The University of Texas at Dallas, Richardson, TX, USA
¹*Tyndall National Institute, University College Cork, Cork, Ireland*

Session 5: RF & Power

- 5.1A new test structure for charge pumping current measurement in vertical Si power device 83

Tatsuya Ohguro, Kohei Oasa, Takuya Yasutake, Takuma Hara, Tatsuya Nishiwaki, Kenya Kobayashi, Hiroaki Kato
Advanced Semiconductor Device Development Center, Toshiba Electronic Devices & Storage Corporation

- 5.2A Novel Separated Source Electrodes Kelvin (SSEK) Structure for Extracting Channel Mobility in the 4H-SiC VDMOSFET 87

Wen-Shu Chen, An-Ching Li, Chia-Lung Hung¹, Yi-Kai Hsiao¹, Bing-Yue Tsui
Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan, R.O.C.

¹*Semiconductor Research Center, Hon Hai Research Institute, Hsinchu, Taiwan, R.O.C.*

- 5.3 Modified Angelov Model with Improved Accuracy for RF GaN-on-Si HEMTs 91
David C. Chen, Min Li Chou, Kerwin Lin,
Mike Hsieh, Perry Lin, Heng Ching Lin,
Kevin Lee, Alex Hou, Barry Lin, M. C. Lai
*Wavetek Microelectronics Corporation
(WTK), HsinChu, Taiwan*
- 5.4 Passive and Causal Modeling of 300-GHz- Band IC Capacitors Using Rational Polynomial Approximation 95
Shun Beppu, Yuto Hirayama, Shinsuke
Hara¹, Akifumi Kasamatsu¹, Yoshio Mita²,
Kyoya Tkano
*Department of Electrical Engineering,
Tokyo University of Science, Chiba, Japan*
¹*National Institute of Information and
Communications Technology, Tokyo, Japan*
²*Department of Electrical Engineering,
Tokyo University of Science, Tokyo, Japan*

Session 6: Cryogenic Measurements

6.1 Oscillation in Cryogenic DC Measurements 101 of High Power LDMOS Devices and Solution

Yili Wang, Kejun Xia¹, Guofu Niu, Michael
Hamilton, Xu Cheng²

*Alabama Micro/Nanoelectronics Science
and Technology Center, Auburn University,
Auburn, AL, USA*

¹*TSMC, Taiwan, R.O.C.*

²*NXP Semiconductors, Arizona, USA*

6.2 Measurement of Subthreshold Current 106 Variability at 1.5 K Using Addressable MOSFET Array

Tomoko Mizutani, Kiyoshi Takeuchi,
Takuya Saraya, Hiroshi Oka¹, Takahiro
Mori¹, Masaharu Kobayashi², Toshiro
Hiramoro

*Institute of Industrial Science, The
University of Tokyo, Tokyo, Japan*

¹*National Institute of Advanced Industrial
Science and Technology (AIST), Ibaraki,
Japan*

²*Systems Design Lab (d.lab), The University
of Tokyo, Tokyo, Japan*

6.3 Hysteresis-Induced Neuromorphic Behavior 111

in 180nm Bulk PMOS Devices at 3K

Fiheon Imroze, Bhavani Yalagala, Meraj

Ahmad, Mostafa Elsayed, Robert Graham,

Giuseppe Colletta, Hadi Heidari, Martin

Weides

James Watt School of Engineering,

University of Glasgow, Glasgow, United

Kingdom

Session 7: Process Characterization

7.1A Test Structure for Analyzing Self-Heating 119

Induced Distortion in On-Chip Current

Sensing Resistors

Heng Ma, Shoubhik Karmakar, Huajun

Zhang, Yuyan Liu, Haidong Guo¹, Marco

Berkhout², Qinwen Fan

Delft University of Technology, Delft, The Netherlands

¹*ams OSRAM, Plano, TX, USA*

²*Monolithic Power Systems, Enschede, The Netherlands*

7.2 Novel Test Structures for 3D NAND Array 124

Plasma Damage Monitoring

Keerti Kalia, Roberta Rita Bottini¹, Ken

Marr, Allen Mcteer, Cheah Zhin Mow²,

James Davis

Micron Technology, Inc., Boise, ID, USA

¹*Micron Technology, Inc., Vimercate, Italy*

²*Micron Technology, Inc., Singapore*

- 7.3 Advantage and Challenge of Electrical Critical Dimension Test Structures for Electroplated High Aspect Ratio Nano Structures (HARNS) on Insulating Materials 129
Yoshio Mita, Ayako Mizushima, Noriko Kawai¹, Tsuboi Shinji¹, Yurie Inoue¹, Etsuko Ohta¹, Shun Yasunaga, Ryosho Nakane¹, David Bourrier², Amel Beghersa², Hugues Granier², Akio Higo¹
Department of Electrical Engineering and Information Systems, the University of Tokyo, Tokyo, Japan
¹*Systems Design Lab (d.lab), School of Engineering, the University of Tokyo, Tokyo, Japan*
²*LAAS-CNRS, Toulouse, France*
- 7.4 Fabrication of NbO₂ based IMT Selector Devices via 300mm Based Memory Test Vehicle 133
Karsten Beckmann, Martin Rodgers, Theodore Wallach¹, Ross Paries¹, Nathaniel Cady¹
NY CREATES, Albany, NY, USA
¹*College of Nanotechnology, Science, and Engineering, University at Albany, Albany, NY, USA*

Session 8: Test Optimization

8.1 Smart Diagnostics for 3D CFET: A Machine Learning Approach to Failure Analysis 143

Jerome Mitard, Husnu Murat Kocak¹,
Thomas Chiarella, Cassie Sheng², Steven
Demuyck², Naoto Horiguchi²
*Compute Technology Device Department,
IMEC, Belgium*

¹*Imec & Department of Computer Science,
KU Leuven, Belgium*

²*Process Integration Department, IMEC,
Belgium*

8.2 Automatic PSP MOSFET model card extraction powered by deep learning 147

Alba Ordonez Rodriguez, Fabien Gilibert,
Francois Paolini, Alan Gerard;Elouan
Vincent, Nicolas Derrier, Matthieu Quoirin,
Pascal Urard, John Samuel, Remy Cellier¹,
Lioua Labrak¹, Nacer Abouchi
STMicroelectronics, Crolles, France

¹*CPE Lyon - LIRIS CNRS UMR 5205,
University of Lyon, Lyon, France*

- 8.3 Active Sampling of Electrical Characterization Parameters for Efficient Measurement 151
Husnu Murat Kocak, Jerome Mitard¹,
Ahmet Teoman Naskali², Jesse Davis
*Department of Computer Science, KU
Leuven, Belgium*
¹*Compute Technology Device Department,
IMEC, Belgium*
²*Department of Computer Engineering,
Galatasaray University, Turkey*
- 8.4 Test Accuracy Improvement of Ensemble Gaussian Process-based IC Outlier Detection Using Temporal Similarity among Wafers 157
Daisuke Goeda, Tomoki Nakamura¹, Masuo Kajiyama¹, Makoto Eiki¹, Hajime Takayama, Takashi Sato², Michihiro Shintani
*Graduate School of Science and Technology,
Kyoto Institute of Technology, Kyoto, Japan*
¹*Sony Semiconductor Manufacturing
Corporation, Isahaya-shi, Japan*
²*Graduate School of Informatics, Kyoto
University, Kyoto, Japan*

8.5 Evaluation of Rapid V_t testing of Wafer- 163

Level MOSFETs.

Michael H. Herman, Ben Morris

*Parametric Test Group, Advantest America,
San Jose, CA, USA*

Session 9: MEMS & Sensors

- 9.1 Microheater integration in gate dielectric functionalized IGZO thin film transistors for methanol sensing 173

M. Calderon-Gonzalez, M.L. Tietze¹, S. Mondal, E. Georgitzikis, D. Cheyns¹, R. Ameloot², J. Genoe
imec, Leuven, Belgium

¹*Department of Microbial and Molecular Systems (M2S), KU Leuven, Belgium*

²*Department of Electrical Engineering (ESAT) KU Leuven, Belgium*

- 9.2 Enhanced Permittivity in PEALD Al₂O₃/TiO₂ Nanolaminates: Investigating Maxwell-Wagner and Interfacial Polarization in IDEs 179

Z. Mousavi Karimi, J. A. Davis
Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA

9.3 Planar FDSOI Reconfigurable Schottky Barrier FETs for Gas Sensing Andreas Kramer, Tillmann Krauss, Maximilian Reuter, Julian Kulenkampff, Dominic Korner, Klaus Hofmann <i>Integrated Electronic Systems Lab, Technical University of Darmstadt, Darmstadt, Germany</i>	183
Author Index	188

Technical Program Committee


Alexey	KOVALGIN	U. Twente
Bing-Yue	TSUI	National Chiao Tung U.
Chadwin	YOUNG	U. Texas Dallas
Choong ho	LEE	IBM
Christopher	HESS	PDF Solutions
Colin	MCANDREW	NXP Semiconductors
Dennis	PRETTI	Micron
Francesco	DRIUSSI	U. Udine
Hi-Deok	LEE	Chungnam National U.
Jerome	MITARD	IMEC
Johan	KLOOTWIJK	Philips Research
Jonathan	TERRY	U. Edinburgh
Jun	Taniguchi	Keysight Japan Int'l.
Kejun	XIA	TSMC
Kevin	MCCARTHY	U. College Cork
Kiyoshi	TAKEUCHI	U. Tokyo
Luca	Pirro	Global Foundries
Mark	POULTER	Texas Instruments
Matt	RERECICH	Skyworks Solutions
Sebastien	HAENDLER	STMicroelectronics
Takayuki	MORI	Kanazawa Inst. of Tech.
Veda	Sandeep	Tyndall
Wuxia	LI	NXP Semiconductors
Yu-Hsing	CHENG	On Semi
Yuzo	FUKUZAKI	Rapidus

Steering Committee

Bill	VERZI	Emeritus
Brad	SMITH	Emeritus
Carlo	CAGLI	STMicroelectronics
Larg	WEILAND	PDF Solutions
Stewart	SMITH	U. Edinburgh
Tatsuya	OHGURO	Toshiba Corp.
Yoshio	MITA	U. Tokyo

2025 Executive Committee

General Chair	Chadwin Young (Univ. of Texas at Dallas)
Technical Prog Chair	Dennis Pretti (Micron)
Tutorial Chair	Kejun Xia (TSMC)
Exhibition Chair	Ben Morris (Advantest Corporation)
S Steering Committee	Bill Verzi (ICMTS Steering Committee)
S Steering Committee	Larg Weiland (PDF Solutions)
Website	Brad Smith (Emeritus)



Shops at Rivercenter
 (Large shopping area with access to RiverWalk)