


95CH3480-1

94-77700



ICMTS 1995

PROCEEDINGS

OF

THE 1995 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES

March 22-25, 1995

Nara, Japan

SPONSORED BY THE IEEE ELECTRON DEVICES SOCIETY

ICMTS 1995
THE 1995 IEEE INTERNATIONAL CONFERENCE
ON MICROELECTRONIC TEST STRUCTURES

March 1995 Volume 8-95CH3480-1
Library of Congress No. 94-77700

Nara-ken New Public Hall, Nara, Japan

March 22-25, 1995

CONTENTS

TECHNICAL PROGRAM	ii
CHAIRMAN'S LETTER	vii
CONFERENCE COMMITTEE	viii
STEERING COMMITTEE	ix
TECHNICAL COMMITTEE	ix
TECHNICAL SESSIONS AND CHAIRMEN	x
1996 CONFERENCE INFORMATION	xi
RECAP. OF 1994	xii
SESSION I	1
SESSION II	23
SESSION III	45
SESSION IV	67
SESSION V	87
SESSION VI	107
SESSION VII	133
SESSION VIII	161
SESSION IX	271
SESSION X	289
AUTHORS' INDEX	303

SESSION I
PROCESS CHARACTERIZATION 1-21

Use of SPIDER for the Identification and Analysis of Process Induced Damage in 0.35 μ m Transistors 1

P. Aum, X. Li, V. Prabhakar*, T. Brozek* and C. R. Viswanathan*, UCLA Los Angeles* and SEMATECH, USA*

Evaluation of Charge Build-up in Wafer Processing by Using MOS Capacitors with Charge Collecting Electrodes 5

H. Kubo, T. Namura, K. Yoneda, H. Ohishi and Y. Todokoro, Matsushita Electronics Corp., Japan

Influence of Short Circuits on Data of Contact & Via Open Circuits Determined by a Novel Weave Test Structure 11

C. Hess and L. H. Weiland, Universität Karlsruhe, Germany

Non-Destructive Method of Shear Stress Test by New Test Structure 17

H. Matsushima and T. Wada, Matsushita Electronics Corp., Japan

SESSION II
DIMENSIONAL MEASUREMENTS 23-44

Measurement of Patterned Film Linewidth for Interconnect Characterization 23

L. W. Linholm, R. A. Allen, M. W. Cresswell, R. N. Ghoshtagore, S. Mayo, H. A. Schafft, J. A. Kramar and E. C. Teague, National Institute of Standards and Technology, USA

The Wheatstone Bridge as an Alignment Test Structure 27

U. Kaempf, Hewlett-Packard/SEMAPTECH, USA

An Electrical Test Structure to Evaluate Linewidth Variations Due to Proximity Effects in Optical Lithography 33

M. Fallon, J. T. M. Stevenson, A. J. Walton and A. M. Gundlach, University of Edinburgh, UK

Electrical Gate Length Measurement Test Structure for Short Channel MOSFET Characteristics Evaluation 39

N. Kasai, I. Yamamoto and K. Koyama, NEC Corp., Japan

SESSION III
INTERCONNECTION 45-66

A Test Structure for the Measurement of Fast Internal Signals in CMOS VLSI Circuits 45

B. Laquai, H. Richter and B. Höfflinger, IMS, Germany

Defect Parameter Extraction in Backend Process Steps Using a Multilayer Checkerboard Test Structure 51

C. Hess and L. H. Weiland, Universität Karlsruhe, Germany

Measurement of Contact Resistance Distribution Using a 4k Contacts Array 57

T. Hamamoto, T. Ozaki, M. Aoki and Y. Ishibashi, Toshiba Corp., Japan

A New Characterization of Sub- μ m Parallel Multilevel Interconnects and its Experimental Verification 63

K. Aoyama, K. Ise, H. Sato, K. Tsuneno and H. Masuda, Hitachi Ltd., Japan

SESSION IV
SOI & MATERIAL CHARACTERIZATION 67-85

Leak Current Characterization in High Frequency Operation of CMOS Circuits Fabricated on SOI Substrate 67

H. Ito and K. Asada, University of Tokyo, Japan

Accurate Determination of the Main Parameters from $V_t(V_b)$ Curves of Fully-Depleted SOI Devices	71
<i>A. Toffoli, J. L. Pelloie, O. Faynot, C. Raynaud, B. Giffard and J. Hartmann, LETI, France</i>	

Characterization of Density of Trap States at the Back Interface of SIMOX Wafers	77
<i>A. Takubo, T. Hanajiri, T. Sugano and K. Kajiyama*, Toyo University and Nippon Steel Corp.*, Japan</i>	

Test Structures for the Evaluation of Si Substrates	81
<i>Y. Kokawa, M. Kimura, M. Kume, H. Yamamoto and H. Koyama, Mitsubishi Electric Corp., Japan</i>	

**SESSION V
RELIABILITY** 87–106

An In-Process Monitoring Method for Electromigration Resistance of Multilayered Metal Interconnects	87
<i>T. Fujii, T. Itoh, H. Ishizuka, K. Okuyama and K. Kubota, Hitachi Ltd., Japan</i>	

Gate Antenna Structures for Monitoring Oxide Quality and Reliability	93
<i>S. R. Nariani, C. T. Gabriel, D. Pramanik and K. Ng, VLSI Technology Inc., USA</i>	

Stress Induced Leakage Current of Tunnel Oxide Derived from Flash Memory Read-Disturb Characteristics	97
<i>S. Satoh, G. J. Hemink, K. Hatakeyama and S. Aritome, Toshiba Corp., Japan</i>	

Reliability Evaluation of Thin Gate Oxide Using a Flat Capacitor Test Structure	103
<i>M. Katsumata, J. Mitsuhashi, K. Kobayashi, Y. Mashiko and H. Koyama, Mitsubishi Electric Corp., Japan</i>	

**SESSION VI
DEVICE CHARACTERIZATION I** 107–132

Soft Error Immunity of 1-Volt CMOS Memory Cells with MTCMOS Technology	107
<i>T. Douseki, S. Mutoh, T. Ueki and J. Yamada, NTT, Japan</i>	

Precise Measurement of P-N Junction Leakage Current Generated in Si Subsurface	113
<i>M. Horikawa, T. Mizutani, K. Noda and T. Kitano, NEC Corp., Japan</i>	

Direct Determination of Base Transit Time for Heterojunction Bipolar Transistors without Cutoff Frequency Measurement	117
<i>S. Lee, Electronics and Telecommunications Res. Inst., Korea</i>	

Test Structure and Simplified Distribution Model for Identification of Base Resistance Components in Self-Aligned Polysilicon Base Electrode Bipolar Transistors	121
<i>M. Tanabe, H. Shimamoto, T. Onai and K. Washio, Hitachi Ltd., Japan</i>	

Modified Transmission Line Pulse System and Transistor Test Structures for the Study of ESD Behavior	127
<i>R. A. Ashton, AT & T Bell Laboratories, USA</i>	

**SESSION VII
CAPACITANCE MEASUREMENTS** 133–160

Accurate Capacitor Matching Measurements Using Floating Gate Test Structures	133
<i>H. P. Tuinhout, H. Elzinga*, J. T. Brugman** and F. Postma**, Philips Research, Philips Semiconductors France* and Philips Semiconductors Netherlands**, The Netherlands</i>	

A Test Chip for MOS Transistor Capacitance Characterization	139
<i>R. Lorival and P. Nouet, LIRMM, France</i>	

On-Chip Measurement of Interconnect Capacitances in a CMOS Process	145
<i>A. Khalkhal and P. Nouet, LIRMM, France</i>	

A Capacitance Method to Determine the Metallurgical Gate-to-Source/Drain Overlap Length of Submicron LDD MOSFET's	151
<i>M.-S. Jo, J.-H. Kim*, S.-K. Kim*, H.-S. Yoon* and D.-H. Lee*, Hyundai Electronics Inds. Co. Ltd.* and Kangnung National University, Korea</i>	
Efficient Extraction of Metal Parasitic Capacitances.....	157
<i>G. J. Gaston and I. G. Daniels, GEC Plessey Semiconductors Ltd., UK</i>	
SESSION VIII	
POSTER SESSION	161–270
A New Extraction Method for Unit Bipolar Junction Transistor Capacitance Parameters.....	161
<i>N. Gambetta***, B. Cialdella*, D. Celi* and M. Depey**, SGS THOMSON Microelectronics* and LPCS ENSERG**, France</i>	
Three-Port RF Characterization of Foundry Dual-Gate FETs Using Two-Port Test Structures with On-Chip Loading Resistors	167
<i>U. Lott, W. Baumberger and U. Gisiger, Swiss Federal Inst. of Technology(ETH) Zürich, Switzerland</i>	
Characterization and Modeling of MOS Mismatch in Analog CMOS Technology	171
<i>S.-C. Wong, J.-K. Ting and S.-L. Hsu, Taiwan Semiconductor Manufacturing Co., Ltd., ROC</i>	
Source/Drain Junction Leakage Current of LDD NMOSFET with Various Spacer Materials	177
<i>J.-C. Om, M.-S. Jo*, H.-S. Park, I.-S. Chung and W.-S. Min, Hyundai Electronics Inds. Co. Ltd. and Kangnung National University*, Korea</i>	
Characterization and Modeling of Transistors Embedded in a High Performance Bipolar Logic Array	181
<i>E. H. Tyler, Applied Micro Circuits Corp., USA</i>	
Electrical Characteristics of CMOSFETs with Gates Crossing Source/Drain Regions at 90° and 45°.	187
<i>T. Ohzone and N. Matsuyama, Toyama Prefectural University, Japan</i>	
Statistics for Matching	193
<i>A. Pergoot, B. Graindourze, Er. Janssens, J. Bastos*, M. Steyaert*, P. Kinget*, R. Roovers* and W. Sansen*, Alcatel Mietec and KUL ESAT-MICAS*, Belgium</i>	
An Automated Approach to Wafer Distribution Analysis	199
<i>C. Perelló, M. Lozano, J. Millán and E. Lora-Tamayo, Centre Nacional de Microelectrónica (UAB), Spain</i>	
Statistical Modeling Tools, Methods and Applications for Integrated Circuit Manufacturability	203
<i>F. Iravani, M. Habu and E. Khally, Hewlett-Packard Co., USA</i>	
An Efficient Method to Predict Drain Current Dispersion in MOS Transistors from Technological Parameters Fluctuations	209
<i>M. Conti, S. Orcioni, C. Turchetti, P. L. Bellutti*, M. Zen*, N. Zorzi* and G. Soncini**, University of Ancona, IRST* and University of Trento**, Italy</i>	
United Methodology for Pre-Determination of Bipolar Transistor SPICE Model Parameters for Low, Middle and High Power ICs	215
<i>K. O. Petrosjanc, I. A. Kharitonov and N. I. Rjabov, Moscow University of Electronics and Mathematics, Russia</i>	
Evidence of a Correlation between Process Yields and Reliability Data for a Rad-Hard SOI Technology	221
<i>V. Riviere, A. Touboul, S. Ben Amor*, G. Gregoris*, J. L. Stevenson** and P. S. Yeung**, ALCATEL ESPACE*, IXL URA CNRS and INTELSAT USA**, France</i>	
A New Test Structure to Study Electromigration at Grain Boundaries Using the Single-Crystal Aluminum Interconnection	225
<i>K. Kusuyama, Y. Nakajima and Y. Murakami, Nissan Motor Co., Ltd., Japan</i>	
Wafer-level Electromigration Tests on NIST and SWEAT Structures	229
<i>F. Giroux***, C. Gounelle*, P. Mortini* and G. Ghibaudo**, SGS-THOMSON Microelectronics* and LPCS ENSERG**, France</i>	

The Charging and Discharging of Stress-Generated Traps Inside Thin Silicon Oxides	233
<i>R. S. Scott and D. J. Dumin, Clemson University, USA</i>	
An Automatic Implementation of Dynamic Electromigration Tests	239
<i>W. Zhang, Y. H. Cheng, Z. G. Li, W. L. Guo, Y. H. Sun and X. X. Li, Beijing Polytechnic University, PRC</i>	
Test Structure for Determining the Charge Distribution in the Oxide of MOS Structure	243
<i>Y. Takahashi, S. Imaki, K. Ohnishi and M. Yoshikawa*, Nihon University and Japan Atomic Energy Res. Inst.*, Japan</i>	
Influence of Tilted High-Energy Ion-Implantation upon Scaled CMOS Structure	247
<i>H. Takatsuka, H. Sato, T. Izawa, T. Hisaeda, H. Goto and S. Kawamura, Fujitsu Ltd., Japan</i>	
Depth Measurements Using Alpha Particles and Upsetable SRAMs	253
<i>M. G. Buehler, M. Reier and G. A. Soli, Jet Propulsion Lab., USA</i>	
Determination of Solid Solubility Limit of In and Sb in Si Using Bonded Silicon-On-Insulator (SOI) Substrate	259
<i>A. Sato, K. Suzuki, H. Horie and T. Sugii, Fujitsu Laboratories Ltd., Japan</i>	
Resistance Modeling of Test Structures for Accurate Fault Detection in Backend Process Steps Using a Digital Tester	265
<i>C. Hess and L. H. Weiland, Universität Karlsruhe, Germany</i>	

SESSION IX DEVICE CHARACTERIZATION II 271–287

Mismatch Characterization of Small Size MOS Transistors	271
<i>J. Bastos, M. Steyaert, R. Roovers, P. Kinget, W. Sansen, B. Graindourze*, A. Pergoort* and Er. Janssens*, Katholieke Universiteit Leuven ESAT-MICAS and Alcatel Mietec*, Belgium</i>	
A Combined CBR-MOS Gate Structure for Mobility and Channel Width Extraction	277
<i>J. Santander, M. Lozano, C. Cané and E. Lora-Tamayo, Centro Nacional de Microelectrónica (UAB), Spain</i>	
A New Technique for Measuring Threshold Voltage Distribution in Flash EEPROM Devices	283
<i>T. Himeno, N. Matsukawa, H. Hazama, K. Sakui, M. Oshikiri, K. Masuda, K. Kanda, Y. Itoh and J. Miyamoto, Toshiba Corp., Japan</i>	

SESSION X STATISTICS 289–302

Wafer Mapping Using DOE and RSM Techniques	289
<i>A. J. Walton, M. Fallon and D. Wilson*, University of Edinburgh and Motorola Ltd.*, UK</i>	
Understanding Clustering of Defects in A Sub-0.5µm CMOS Fabricator	295
<i>A. V. S. Satya, IBM, USA</i>	
A New Hierarchical RSM for TCAD-Based Device Design to Predict CMOS Development	299
<i>H. Sato, K. Tsuneno , K. Aoyama, T. Nakamura, H. Kunitomo and H. Masuda, Hitachi Ltd., Japan</i>	